US4497108A - Method for manufacturing semiconductor device by controlling thickness of insulating film at peripheral portion of element formation region - Google Patents

Method for manufacturing semiconductor device by controlling thickness of insulating film at peripheral portion of element formation region Download PDF

Info

Publication number
US4497108A
US4497108A US06/495,483 US49548383A US4497108A US 4497108 A US4497108 A US 4497108A US 49548383 A US49548383 A US 49548383A US 4497108 A US4497108 A US 4497108A
Authority
US
United States
Prior art keywords
film
insulating film
element formation
formation region
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US06/495,483
Other languages
English (en)
Inventor
Kei Kurosawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Assigned to TOKYO SHIBAURA DENKI KABUSHIKI KAISHA A CORP. OF JAPAN reassignment TOKYO SHIBAURA DENKI KABUSHIKI KAISHA A CORP. OF JAPAN ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: KUROSAWA, KEI
Application granted granted Critical
Publication of US4497108A publication Critical patent/US4497108A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76205—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/981—Utilizing varying dielectric thickness

Definitions

  • the present invention relates to a method for manufacturing a semiconductor device wherein a thick field insulating film is formed in a field region so as to have a flat surface, and the thickness of an insulating film at the peripheral portion of the element formation region is controlled.
  • a thick insulating film is formed in a field region between element formation regions so as to prevent incomplete insulation due to a parasitic channel and to decrease parasitic capacitance in a junction.
  • Selective oxidation is generally used for element isolation.
  • an antioxidant mask typically, a silicon nitride film
  • Thermal oxidation is then performed at a high temperature to leave a thick oxide film only in the field region.
  • a field oxide film undercuts the silicon nitride film, thus forming a so-called "bird's beak" during oxidation at a high temperature. This results in a dimensional error of the element formation region and hence precludes a high packing density of the integrated circuit.
  • a stepped portion which has a height of about 0.3 to 0.5 ⁇ m is formed at a boundary between the field region and the element formation region. This stepped portion results in the degradation of lithographic precision and poor step coverage of the wiring layer.
  • a liftoff technique which eliminates both the bird's beak and the stepped portion while forming a thick oxide film for element isolation.
  • the field region is etched, thus forming a groove and a field oxide film is formed therein.
  • a conventional liftoff technique will be briefly described with reference to FIGS. 1(A) to 1(G).
  • a thermal oxide film 12 is formed on a silicon substrate 11, and an Al film 13 is formed thereon.
  • a photoresist film 14 is formed on the Al film 13 by photoetching.
  • the thermal oxide film 12 and the Al film 13 are etched using the photoresist film 14 as a mask.
  • the silicon substrate 11 is selectively etched by reactive ion etching (RIE) using the Al film 13 as a mask, thus forming a groove of a depth corresponding to the thickness of a prospective field insulating film, as shown in FIG. 1(B).
  • RIE reactive ion etching
  • a p-type impurity such as boron is ion-implanted in the exposed portion of the silicon substrate 11, thereby forming a p + -type inversion preventive layer (field stopper) 15.
  • the impurity has the same conductivity type as that of the silicon substrate but has a higher concentration.
  • a thick plasma CVD-SiO 2 film 16 1 is formed to cover the entire surface to a thickness greater than the depth of the groove.
  • the CVD-SiO 2 film 16 1 is then etched by an aqueous solution of ammonium fluoride for one minute.
  • a film portion of the CVD-SiO 2 film 16 1 which is formed on the side wall of the element formation region is etched faster than the remaining portion of the CVD-SiO 2 film 16 1 . Therefore, the SiO 2 film on the side wall is selectively etched, so that a narrow groove is formed.
  • the Al film 13 is removed to lift off the CVD-SiO 2 film portion thereon, thus obtaining a structure as shown in FIG. 1(D).
  • FIG. 1(E) a CVD-SiO 2 film 16 2 is formed to cover the entire surface including the narrow groove.
  • a photoresist film 17 is then applied to the entire surface so as to obtain a flat surface. It should be noted that the photoresist film is flowable and has the same etching rate as that of the CVD-SiO 2 films 16 1 and 16 2 .
  • FIG. 1(F) the photoresist film 17 and the CVD-SiO 2 films 16 1 and 16 2 are then uniformly etched to expose the element formation region.
  • FIG. 1(G) shows a structure wherein a gate electrode 19 is formed through a gate oxide film 18 in the element formation region.
  • the size of the element formation region is defined by the size of a photoetched mask which is used for etching the silicon substrate 11 by reactive ion etching. Therefore, a dimensional error of the element formation region can be substantially eliminated. Furthermore, the field oxide film has a flat surface, thereby greatly improving lithographic precision and allowing good step coverage of the wiring layer.
  • a method for manufacturing a semiconductor device wherein a thickness of an insulating film at a peripheral portion of an element formation region is controlled, having a first step of forming a field insulating film in a groove so as to have a flat surface after an antietching mask is formed on said semiconductor substrate excluding a prospective field region and after said prospective field region is etched to form said groove, and a second step of forming a desired element in said element formation region isolated by said field insulating film, characterized in that the first step comprises the steps of:
  • step (iv) depositing said field insulating film in said groove either before or after step (iii) so as to obtain the flat surface.
  • the antioxidant film is formed under the antietching mask.
  • a field insulating film is selectively deposited in the groove to obtain a flat surface in the same manner as in the conventional method.
  • the exposed portion of the semiconductor substrate is exposed in an oxygen atmosphere using the antioxidant film, thereby oxidizing a portion around the element formation region.
  • the oxide film slightly undercuts below the peripheral portion of the element formation region. After an oxide film is formed in the element formation region, the oxide film portion at the peripheral portion of the element formation region becomes thicker than that at the central portion thereof.
  • the peripheral portion of the gate oxide film is thick and the central portion is thin along the gate width thereof.
  • the potential at the peripheral portion of the element formation region is substantially the same as that at the central portion thereof.
  • the threshold voltage of the MOS transistor cannot be decreased.
  • carriers will not be concentrated at the peripheral portion of the element formation region, thereby improving the reliability of the device.
  • FIGS. 1(A) to 1(G) are sectional views for explaining steps of forming a field region for element isolation according to a conventional method
  • FIGS. 2(A) to 2(H) are sectional views for explaining steps of a method for manufacturing a semiconductor device according to a first embodiment of the present invention
  • FIGS. 3(A) to 3(D) are sectional views for explaining steps of a method for manufacturing a semiconductor device according to a second embodiment of the present invention.
  • FIGS. 4(A) to 4(E) are sectional views for explaining steps of a method for manufacturing a semiconductor device according to a third embodiment of the present invention.
  • FIG. 5 is a graph for explaining the drain current as a function of the gate voltage of the semiconductor device of the present invention in comparison with the conventional semiconductor device.
  • FIGS. 2(A) to 2(H) are sectional views for explaining the steps of manufacturing this MOS device.
  • a p-type silicon substrate 21 which has a plane (100) and a resistivity of 5 to 50 ⁇ .cm is prepared.
  • a thermal oxide film 22 is formed on the p-type silicon substrate 21 to a thickness of about 300 ⁇ .
  • a silicon nitride film 23 as an antioxidant film is then formed on the thermal oxide film 22 to a thickness of about 1,000 ⁇ .
  • An Al film 24 as an antietching mask and a liftoff material is formed on the silicon nitride film 23.
  • a photoresist pattern 25 is formed on the Al film 24 by photoetching so as to correspond to a prospective element formation region. As shown in FIG.
  • the Al film 24, the silicon nitride film 23 and the oxide film 22 are sequentially etched using the photoresist pattern 25 as a mask. Thereafter, the exposed portion of the silicon substrate 21 is etched by reactive ion etching using CF 4 gas as an etchant, thus forming a groove. Thereafter, an impurity is ion-implanted in the groove, forming a field stopper (guard ring) 26. As shown in FIG. 2(C), a CVD-SiO 2 film 27 1 as a first insulating film is deposited to cover the entire surface to a thickness slightly greater than the depth of the groove.
  • a stepped portion is then selectively etched by ammonium fluoride, and the SiO 2 film 27 1 , together with the Al film 24, is lifted off by diluted hydrofluoric acid.
  • FIG. 2(D) a structure is obtained wherein the CVD-SiO 2 film 27 1 is selectively left in the groove of the field region, thereby forming a narrow groove 28 therein.
  • FIG. 2(E) a CVD-SiO 2 film 27 2 as a second insulating film is deposited to cover the entire surface including the narrow groove 28.
  • a flowable photoresist film 29 is formed on the CVD-SiO 2 film 27 2 so as to obtain a flat surface.
  • the flowable photoresist film 29 and the CVD-SiO 2 film 27 are uniformly etched by reactive ion etching so as to leave a flat CVD-SiO 2 film 27 only in the field region, as shown in FIG. 2(F). Then, the obtained structure is annealed in a steam atmosphere at 1,000° C. for 30 minutes. A thermal oxide film 30 slightly undercuts below the silicon nitride film 23, as shown in FIG. 2(G). The silicon nitride film 23 is removed, and then the underlying thermal oxide film 22 is removed. Thereafter, a gate oxide film 31 is formed, and a gate electrode 32 is formed thereon, as shown in FIG. 2(H).
  • the peripheral portion of the thermal oxide film in the element formation region has a thickness greater than the central portion thereof, by about 0.1 to 0.2 ⁇ m, as shown in FIG. 2(H). Therefore, the potential at the peripheral portion of the element formation region under the gate oxide film is substantially the same as that at the central portion thereof. Even if the resultant transistor has a micropattern, its threshold voltage will not be decreased. For example, as shown in FIG. 5, a "hump" b1 is formed in a dotted curve b indicating the relationship between the drain current and gate voltage of the MOS transistor manufactured by the conventional method with reference to FIGS. 1(A) to 1(G). However, according to the method of the present invention with reference to FIGS.
  • the problem of the conventional method is eliminated as indicated by a solid curve a. Furthermore, the gate oxide film formed by the conventional method tends to break down due to carrier concentration at the peripheral portion along the width of the gate. However, according to the present invention, such a drawback is substantially eliminated, thereby greatly improving the yield of the semiconductor devices.
  • the obtained structure is then exposed in an oxygen atmosphere, thereby forming the thermal oxide film 30 such that the peripheral portion of the thermal oxide film 22 together with the thermal oxide film 30 is thicker than the central portion thereof.
  • this thermal oxide film 30 may also be formed either before or during deposition of the CVD-SiO 2 film 27 on the field region.
  • a thermal oxide film 30 may be formed as shown in FIG. 3(A).
  • the silicon nitride film 23 as the antioxidant film is removed, and a CVD-SiO 2 film 27 2 and a flowable photoresist film 29 are formed on the structure shown in FIG. 3(A) so as to obtain a flat surface.
  • the flowable photoresist film 29 and the CVD-SiO 2 film 27 2 are uniformly etched, as shown in FIG. 3(C).
  • a thermal oxide film 22 is removed and a gate oxide film 31 is formed.
  • the resultant structure is then exposed in an oxygen atmosphere in the same manner as in the previous embodiments, thereby forming a thick oxide film 30 1 on the exposed surface of the silicon substrate 21, as shown in FIG. 4(A).
  • a thermal oxide film 30 is also formed at the peripheral portion of the element formation region.
  • An Al film 24 as a liftoff material must be properly selected in consideration of a temperature of thermal oxidation.
  • a CVD-SiO 2 film 27 1 as the first insulating film is deposited to cover the entire surface in the same manner as shown in FIG. 2(C).
  • the CVD-SiO 2 film 27 1 is selectively left in the groove of the field region, thereby obtaining a narrow groove 28, as shown in FIG. 4(C).
  • a CVD-SiO 2 film 27 2 as the second insulating film is deposited to cover the entire surface, and a flowable photoresist film 29 is applied to obtain a flat surface.
  • the flowable photoresist film 29 and the CVD-SiO 2 film 27 (27 1 and 27 2 ) are uniformly etched by reactive ion etching so as to leave a flat SiO 2 film 27 only in the field region, as shown in FIG. 4(E).
  • the thermal oxide film 22 is removed, and a gate oxide film and a gate electrode are sequentially deposited thereon.
  • a gate oxide film and a gate electrode are sequentially deposited thereon.
  • the present invention is applied to an MOS device. However, the present invention may also be applied to element isolation of a bipolar semiconductor device.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Local Oxidation Of Silicon (AREA)
US06/495,483 1982-05-21 1983-05-17 Method for manufacturing semiconductor device by controlling thickness of insulating film at peripheral portion of element formation region Expired - Lifetime US4497108A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP57085726A JPS58202545A (ja) 1982-05-21 1982-05-21 半導体装置の製造方法
JP57-85726 1982-05-21

Publications (1)

Publication Number Publication Date
US4497108A true US4497108A (en) 1985-02-05

Family

ID=13866845

Family Applications (1)

Application Number Title Priority Date Filing Date
US06/495,483 Expired - Lifetime US4497108A (en) 1982-05-21 1983-05-17 Method for manufacturing semiconductor device by controlling thickness of insulating film at peripheral portion of element formation region

Country Status (4)

Country Link
US (1) US4497108A (en])
EP (1) EP0095328B1 (en])
JP (1) JPS58202545A (en])
DE (1) DE3380652D1 (en])

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4603468A (en) * 1984-09-28 1986-08-05 Texas Instruments Incorporated Method for source/drain self-alignment in stacked CMOS
US4615746A (en) * 1983-09-29 1986-10-07 Kenji Kawakita Method of forming isolated island regions in a semiconductor substrate by selective etching and oxidation and devices formed therefrom
US4972251A (en) * 1985-08-14 1990-11-20 Fairchild Camera And Instrument Corp. Multilayer glass passivation structure and method for forming the same
US5436488A (en) * 1993-09-30 1995-07-25 Motorola Inc. Trench isolator structure in an integrated circuit
EP0822597A3 (en) * 1996-07-30 1998-03-11 International Business Machines Corporation Integrated circuit including field effect transisitors
US6080595A (en) * 1998-11-10 2000-06-27 Mosel Vitelic Inc. Method for estimating the thickness of layer coated on wafer
US6097072A (en) * 1996-03-28 2000-08-01 Advanced Micro Devices Trench isolation with suppressed parasitic edge transistors

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4909897A (en) * 1986-06-17 1990-03-20 Plessey Overseas Limited Local oxidation of silicon process
JPH02500872A (ja) * 1987-08-17 1990-03-22 プレツシー　オーバーシーズ　リミテツド 珪素の局部的酸化法
FR2620861B1 (fr) * 1987-09-22 1990-01-19 Schiltz Andre Procede de realisation d'isolement lateral a structure plane
EP0309788A1 (de) * 1987-09-30 1989-04-05 Siemens Aktiengesellschaft Verfahren zur Erzeugung eines versenkten Oxids
JP2742432B2 (ja) * 1988-11-25 1998-04-22 株式会社日立製作所 半導体装置の製造方法
KR100226736B1 (ko) * 1996-11-07 1999-10-15 구본준 격리영역 형성방법

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4419813A (en) * 1980-11-29 1983-12-13 Tokyo Shibaura Denki Kabushiki Kaisha Method for fabricating semiconductor device

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4104086A (en) * 1977-08-15 1978-08-01 International Business Machines Corporation Method for forming isolated regions of silicon utilizing reactive ion etching
JPS55153342A (en) * 1979-05-18 1980-11-29 Fujitsu Ltd Semiconductor device and its manufacture
JPS56138938A (en) * 1980-03-31 1981-10-29 Chiyou Lsi Gijutsu Kenkyu Kumiai Manufacture of semiconductor device
US4407851A (en) * 1981-04-13 1983-10-04 Tokyo Shibaura Denki Kabushiki Kaisha Method for manufacturing semiconductor device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4419813A (en) * 1980-11-29 1983-12-13 Tokyo Shibaura Denki Kabushiki Kaisha Method for fabricating semiconductor device

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
K. Kurosawa, T. Shibata and H. Iizuka, "A New Bird's-Beak Free Field Isolation Technology for VLSI Devices" IEDM Techn. Digest, 384-387 (1981).
K. Kurosawa, T. Shibata and H. Iizuka, A New Bird s Beak Free Field Isolation Technology for VLSI Devices IEDM Techn. Digest, 384 387 (1981). *
Preprints for 29 th Applied Physics Meeting 691 (1982) Ogawa et al. *
Preprints for 29-th Applied Physics Meeting 691 (1982) Ogawa et al.

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4615746A (en) * 1983-09-29 1986-10-07 Kenji Kawakita Method of forming isolated island regions in a semiconductor substrate by selective etching and oxidation and devices formed therefrom
US4603468A (en) * 1984-09-28 1986-08-05 Texas Instruments Incorporated Method for source/drain self-alignment in stacked CMOS
US4972251A (en) * 1985-08-14 1990-11-20 Fairchild Camera And Instrument Corp. Multilayer glass passivation structure and method for forming the same
US5436488A (en) * 1993-09-30 1995-07-25 Motorola Inc. Trench isolator structure in an integrated circuit
US6097072A (en) * 1996-03-28 2000-08-01 Advanced Micro Devices Trench isolation with suppressed parasitic edge transistors
EP0822597A3 (en) * 1996-07-30 1998-03-11 International Business Machines Corporation Integrated circuit including field effect transisitors
US6080595A (en) * 1998-11-10 2000-06-27 Mosel Vitelic Inc. Method for estimating the thickness of layer coated on wafer

Also Published As

Publication number Publication date
EP0095328B1 (en) 1989-09-27
EP0095328A3 (en) 1986-08-20
DE3380652D1 (en) 1989-11-02
JPH0427702B2 (en]) 1992-05-12
JPS58202545A (ja) 1983-11-25
EP0095328A2 (en) 1983-11-30

Similar Documents

Publication Publication Date Title
US3961999A (en) Method for forming recessed dielectric isolation with a minimized "bird's beak" problem
US4546538A (en) Method of manufacturing semiconductor integrated circuit devices having dielectric isolation regions
US4722910A (en) Partially self-aligned metal contact process
US5236861A (en) Manufacturing method of metal-insulator-semiconductor device using trench isolation technique
JPH0329172B2 (en])
US3966514A (en) Method for forming dielectric isolation combining dielectric deposition and thermal oxidation
US4497108A (en) Method for manufacturing semiconductor device by controlling thickness of insulating film at peripheral portion of element formation region
US4044454A (en) Method for forming integrated circuit regions defined by recessed dielectric isolation
EP0178000B1 (en) Method of forming submicron grooves in, for example, semiconductor material and devices obtained by means of this method
KR960001175B1 (ko) 반도체장치의 제조방법
US4810668A (en) Semiconductor device element-isolation by oxidation of polysilicon in trench
JPS6123657B2 (en])
JP3039978B2 (ja) 集積ｍｉｓｆｅｔデバイス中に電界分離構造及びゲート構造を形成する方法
US4885261A (en) Method for isolating a semiconductor element
US4775644A (en) Zero bird-beak oxide isolation scheme for integrated circuits
JPS61247051A (ja) 半導体装置の製造方法
US4504333A (en) Method of making field oxide regions
EP0126292A1 (en) Semiconductor device having an element isolation layer and method of manufacturing the same
US4722912A (en) Method of forming a semiconductor structure
JPH0210730A (ja) 集積回路チップ上の電界効果トランジスタ用のフィールド・アイソレーション形成方法と構造
JPS5923476B2 (ja) 半導体装置の製造方法
JPH079930B2 (ja) 半導体装置の製造方法
JP2531688B2 (ja) 半導体装置の製造方法
JP3146554B2 (ja) 素子分離方法
JPH0550138B2 (en])

Legal Events

Date Code Title Description
AS Assignment

Owner name: TOKYO SHIBAURA DENKI KABUSHIKI KAISHA 72 HORIKAWA-

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:KUROSAWA, KEI;REEL/FRAME:004331/0619

Effective date: 19830428

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12